

TITLE

Please amend the title as follows:

PROCESSOR AND METHOD OF EXECUTING A LOAD INSTRUCTION THAT
BIFURCATE LOAD EXECUTION INTO ~~TWO~~ PREFETCH AND REGISTER OPERATIONS

SPECIFICATION

Please amend Table I at page 11 as follows:

TABLE I

	Cycle 1	Cycle 2	<u>Cycle 3</u>	Cycle 4	<u>Cycle 5</u>	Cycle 6	Cycle 7
ADD1	D	X	C				
PRE	D	X		pre-fetch data to L1 data cache			
SUB1		D	X	C			
MUL1		D	X	C			
MUL2			D	X	C		
ST			D	X	C		
SUB2				D	X	C	
REG				D	X	C	
ADD2					D	X	C